



(19)

(11) Publication number:

10075577

Generated Document.

PATENT ABSTRACTS OF JAPAN(21) Application number: **08228457**(51) Int'l. Cl.: **H02M 7/48 H01L 41/107**(22) Application date: **29.08.96**

(30) Priority:

(43) Date of application
publication: **17.03.98**(84) Designated contracting
states:(71) Applicant: **NIPPON CEMENT CO LTD**(72) Inventor: **FUJIMURA TAKESHI
ISHIKAWA KATSUYUKI
TOYAMA MASAAKI**

(74) Representative:

**(54) CONTROL CIRCUIT OF
PIEZOELECTRIC
TRANSFORMER**


(57) Abstract:

PROBLEM TO BE SOLVED: To stop the operation of a piezoelectric transformer whenever an abnormal state is produced on the output side of the piezoelectric transformer by a method in which the phase difference between the input voltage and output voltage of the piezoelectric transformer is detected and the piezoelectric transformer and its control circuit are protected in accordance with the change of the phase difference.

SOLUTION: An input voltage which is inputted to a piezoelectric transformer 1 from a driving circuit 4 and a divided output voltage which is obtained by voltage dividing resistors R1 and R2 are inputted to a phase detecting circuit 11 and the phase difference between the input voltage and the output voltage is detected. A protective circuit 10 controls an oscillation circuit 3 so as to discontinue its oscillation and reduce its oscillation voltage in accordance

with the change of the detected voltage from the phase detecting circuit 11. With this constitution, even if a load connected to the piezoelectric transformer 1 is opened or short-circuited by some reason, the control circuit and the piezoelectric transformer 1 are protected from the breakdown.


COPYRIGHT: (C)1998,JPO




所構成を示す図である。
【図6】本発明の一実施形態としての位相検出回路の動作状態を説明するタイミングチャートである。

【図7】本発明の一実施形態としての位相検出回路の回路構成を示す図である。
【符号の説明】
1. 10.1 压電トランジス
2. 10.2 食尚
3. 10.3 位相回路
4. 10.4 驅動回路
5. 10.5 保護回路
6. 10.6 判定回路
7. 10.7 位相検出回路
8. 10.8 EX-ORゲート
9. 10.9 分圧抵抗
10. 10.10 位相検出回路としての位相検出回路の動作状態を説明するタイミングチャートである。


【図1】



【図2】




【図3】



【図4】




【図5】


EX-ORゲート
10.8
入力101
入力102
出力102
分圧電圧
V_{44.0}
V_{44.1}

位相検出回路としての位相検出回路の動作状態を説明するタイミングチャートである。

【図6】



【図7】



BEST AVAILABLE COPY